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Form a source layer , a tunnel layer , the 
passivation layer , a channel layer , and 
a drain layer over the substrate 
302 
Etch away a first portion of the drain , 
channel , passivation , tunnel , and 
source layers down to the substrate 
304 
Laterally oxidize at least some of the source 
layer to form the oxide region — 306 
Etch away a second portion of the drain layer , the channel layer , the 
passivation layer , and the tunnel layer down to the source layer to 
form a source region from the source layer and a tunnel region from 
the tunnel layer 
308 
Etch away a third portion of the drain layer and the channel layer 
down to the passivation layer to form the channel region from the 
channel layer , and the drain region from the drain layer 
310 
Form gate oxide layer , gate 
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During an OFF - state of the TFET , reduce an OFF - state leakage 
current flow , in a current flow direction between the source region 
and the drain region through the tunnel region and the channel 
region and outside the gate control and the gate region using an 
oxide region as an insulator to remove at least some tunneling 
effect of the tunnel region under the drain region 
- 1002 
During an ON - state of the TFET , increase 
an ON - state current flow between the 
source region and the drain region through 
the channel region and the tunnel region 
– 1004 
1000 
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TUNNEL FIELD EFFECT TRANSISTOR 
( TFET ) WITH LATERAL OXIDATION 
This high tunneling barrier is characterized by a smaller 
amount of electrons moving through the tunnel region , 
thereby resulting in reduced ON - state current that in turn 
results in slower operating speed of the Si - based and SiGe 
5 based TFETs . 
CROSS - REFERENCE TO RELATED 
APPLICATION 
The present application is a continuation application that BRIEF DESCRIPTION OF THE DRAWINGS 
claims priority under 35 U . S . C . $ 120 to U . S . application Ser . 
No . 13 / 274 , 001 , now U . S . Pat . No . 9 , 293 , 591 , entitled Subject matter is particularly pointed out and distinctly 
“ Tunnel Field Effect Transistor ( TFET ) With Lateral Oxi - 10 claimed in the concluding portion of the specification . The 
dation ” filed on Oct . 14 , 2011 , the entirety of which is foregoing and other features of this disclosure will become 
incorporated herein by reference . more fully apparent from the following description and 
The work described herein was sponsored at least in part appended claims , taken in conjunction with the accompa 
by the Emerging Technology Fund of Texas , Project “ UT nying drawings . Understanding that these drawings depict 
Dallas Sub : High - K III - V MOSFETs , ” grant no . UTD 09 - 10 . 15 only several embodiments in accordance with the disclosure 
The state of Texas may have certain rights to the subject and are , therefore , not to be considered limiting of its scope , 
matter disclosed herein . the disclosure will be described with additional specificity 
and detail through use of the accompanying drawings . 
BACKGROUND The sizes and relative positions of elements in the draw 
20 ings are not necessarily drawn to scale . For example , the 
As metal - oxide - semiconductor transistors ( MOSFETS ) shapes of various elements and angles may not be drawn to 
are aggressively scaled to smaller size , the performance of scale , and some of these elements and angles may be 
such MOSFETs may be significantly limited by short chan arbitrarily enlarged and positioned to improve drawing 
nel effects and gate leakage current . Short channel effects legibility . Further , the particular shapes of the components as 
arise if channel lengths of MOSFETs are reduced by scaling 25 drawn , are not intended to convey any information regarding 
in an attempt to increase both operational speed and a the actual shape of the particular component , and have been 
number of MOSFETs per chip . Threshold voltages of MOS - solely selected for ease of recognition in the drawings . 
FETs become more difficult to control , due at least in part to Various embodiments will be described referencing the 
a modification of the threshold voltage caused by the short accompanying drawings in which like references denote 
ening of the channel lengths as a result of scaling . With 30 similar elements , and in which : 
regards to gate leakage current , scaling reduces a thickness FIG . 1 is a diagrammatic sectional view of a tunnel 
of a gate oxide of a MOSFET , but the decreased thickness field - effect transistor ( TFET ) , in accordance with various 
of the gate oxide causes an amount of the gate leakage embodiments ; 
current to increase during an OFF - state of the MOSFET . The FIG . 2 is a diagrammatic top view of the TFET of FIG . 1 , 
increased amount of gate leakage current disadvantageously 35 in accordance with various embodiments ; 
results in increased power consumption . FIG . 3 is a flowchart of a method to manufacture the 
In addition to short channel effects and increased gate TFET of FIG . 1 , in accordance with various embodiments ; 
leakage current , there are other challenges with MOSFETs . FIG . 4 is a diagrammatic sectional view of a structure 
As one example , MOSFETs have a high subthreshold swing , formed using a first step of the method of FIG . 3 , in 
typically greater than 60 mV / decade . The subthreshold 40 accordance with various embodiments ; 
swing is generally defined as a level of gate voltage to FIG . 5 is a diagrammatic sectional view of a structure 
change a drain current by one order of magnitude ( e . g . , by formed using a second step of the method of FIG . 3 , in 
one decade ) , and with scaling to reduce a MOSFET ' s size , accordance with various embodiments ; 
the subthreshold swing increases . A disadvantageous con - FIG . 6 is a diagrammatic sectional view of a structure 
sequence of an increased subthreshold swing is that a higher 45 formed using a third step of the method of FIG . 3 , in 
power supply voltage may be needed to turn ON the accordance with various embodiments ; 
MOSFET . Another disadvantage of an increased subthresh FIG . 7 is a diagrammatic sectional view of a structure 
old swing is an increase in leakage current during an formed using a fourth step of the method of FIG . 3 , in 
OFF - state of the MOSFET . Supply voltage scaling is accordance with various embodiments ; 
another example of a challenge with MOSFETs . It is often 50 FIG . 8 is a diagrammatic sectional view of a structure 
difficult to scale ( decrease or increase ) a level of supply formed using a fifth step of the method of FIG . 3 , in 
voltage ( e . g . , VOD ) provided to a MOSFET based on the accordance with various embodiments ; 
particular application or use of the MOSFET . Thus , VDD FIG . 9 is a diagrammatic sectional view of a structure 
scaling limitations may reduce the capability to provide an formed using a sixth step of the method of FIG . 3 , in 
optimum supply voltage Vpp to a reduced - size MOSFET for 55 accordance with various embodiments ; 
a low - power digital application . FIG . 10 is a flowchart of a method of operating the TFET 
In comparison to MOSFETs , tunneling field - effect tran 100 of FIG . 1 , in accordance with various embodiments ; and 
sistors ( TFETs ) having a gate - modulated Zener tunnel FIG . 11 is an example computing device suitable for 
region may provide subthreshold swings of less than 60 practicing various embodiments . 
mV / decade and may operate at a lower supply voltage VDD : 60 
Thus , TFETs are considered as potential candidates to DETAILED DESCRIPTION 
replace MOSFETs in low - power digital applications . 
However , most silicon ( Si ) - based or silicon - germanium T he following description sets forth various examples 
( SiGe ) - based TFETs exhibit low ON - state current . For along with specific details to provide a thorough understand 
example , there is a high tunneling barrier in the tunnel 65 ing of claimed subject matter . It will be understood , how 
region of Si - based and SiGe - based TFETs , due at least in ever , the claimed subject matter may be practiced without 
part to the large bandgap of the material of the tunnel region . some or more of the specific details disclosed herein . Fur 
US 9 , 853 , 135 B2 
ther , in some circumstances , well - known methods , proce by way of example in FIG . 1 . The tunnel region 106 may be 
dures , systems , components and / or circuits have not been further coupled to the source region 108 . 
described in detail in order to avoid unnecessarily obscuring In some embodiments , the oxide region 110 may be 
claimed subject matter . In the following detailed description , positioned at least partially under the drain region 102 , the 
reference is made to the accompanying drawings , which 5 channel region 104 , and the portion of the tunnel region 106 
form a part hereof . In the drawings , similar symbols typi underlying the drain region 102 , and may further be posi 
cally identify similar components , unless context dictates tioned laterally relative to the source region 108 . The otherwise . The illustrative embodiments described in the purpose ( s ) for positioning the oxide region 110 at these detailed description , drawings , and claims are not meant to locations will be explained in detail below . be limiting . Other embodiments may be utilized , and other 10 In some embodiments of the TFET 100 , for example in a changes may be made , without departing from the spirit or vertical - mode TFET , the gate region 114 may vertically scope of the subject matter presented here . It will be readily overlie at least some of the source region 108 and at least understood that the aspects of the present disclosure , as 
generally described herein , and illustrated in the Figures , some of the tunnel region 106 . Furthermore , in some 
may be arranged , substituted , combined , and designed in a 15 emb is embodiments such as shown by way of example in FIG . 1 , 
wide variety of different configurations , all of which are the gate region 114 may be laterally displaced relative to the 
explicitly contemplated and make part of this disclosure . drain region 102 , so that the gate region 114 may not 
With respect to the use of substantially any plural and / or vertically overlie all or most portions of the drain region 
singular terms herein , it is possible to translate from the 102 . The gate oxide layer 116 of some embodiments may be 
plural to the singular and / or from the singular to the plural 20 positioned between the gate region 114 and any one or more 
as is appropriate to the context and / or application . The of the source region 108 , the tunnel region 106 , the passi 
various singular plural permutations may be expressly set vation layer 118 , the channel region 104 , and the drain 
forth herein for sake of clarity . region 102 . 
This disclosure is drawn , inter alia , to a structural arrange The passivation layer 118 of some embodiments may be 
ment of a tunnel field - effect transistor ( TFET ) having lateral 25 positioned between the channel region 104 and the tunnel 
oxidation to control tunneling effect in a tunnel region of the region 106 , and may operate to provide an improved physi 
TFET , a method of operating such a TFET , and a method of cal interface or improved coupling with the gate oxide layer 
manufacturing such a TFET . 116 . The passivation layer 118 may be made of indium 
As an overview , the TFET of some embodiments has phosphide ( InP ) , for example , or other suitable materials that 
lateral oxidation that operates to reduce OFF - state leakage 30 would be familiar to those skilled in the art having the 
current flow of the TFET . Furthermore , at least some com benefit of this disclosure . 
ponents of the TFET of some embodiments are made from The TFET 100 of some embodiments may further com 
group III - V compound materials , which have physical prop - prise a source contact 120 coupled to the source region 108 , 
erties that enable an increased level of ON - state current and a drain contact 122 coupled to the drain region 102 . A 
through the tunnel region of the TFET . By having the lateral 35 supply voltage VD ( not shown ) may be applied to the drain 
oxidation and the components made from group III - V mate - region 102 by way of the drain contact 122 . In some 
rials , the TFET of some embodiment also addresses at least embodiments , a supply voltage VG ( not shown ) may be 
some of the disadvantages of MOSFETs and Si - based and applied to the gate region 114 . In some embodiments , a 
SiGe - based TFETs described above . In various embodi - supply voltage Vss ( not shown ) may be applied to the source 
ments , the TFET may have a vertical arrangement of some 40 region 108 by way of the source contact 120 . 
of its components . According to some embodiments , the source contact 120 
FIG . 1 is a diagrammatic sectional view of a TFET 100 , and the drain contact 122 may be made from a suitably 
in accordance with various embodiments of the present conductive metal , such as a gold germanium / nickel / gold 
disclosure . In some embodiments , components of the TFET ( AuGe / Ni /Au ) contact . The gate region 114 may be made 
100 may comprise a drain region 102 , a channel region 104 , 45 from a metal , such as tantalum nitride ( Tan ) as an example 
a tunnel region 106 , a source region 108 , an oxide region or from some other suitable material that would be familiar 
110 , and a substrate 112 . Furthermore , the TFET 100 of to those skilled in the art having the benefit of this disclo 
some embodiments may further comprise a gate region 114 , sure . For instance , additional possible materials that may be 
a gate oxide layer 116 , and a passivation layer 118 . used for the source contact 120 , the drain contact 122 , and / or 
The TFET 100 of some embodiments may have a gener - 50 the gate region 114 may include , but not be limited to , 
ally " vertical ” arrangement ( referred to herein as " vertical - tungsten , copper , gold , silver , tin , highly doped silicon , 
mode " ) of at least some of its components . For example , the aluminum ( Al ) , or other materials or combination thereof . 
source region 108 , the channel region 104 , and the drain The gate oxide , if present in some embodiments , may be 
region 102 may be vertically stacked over the substrate 112 made , for example , from silicon dioxide ( SiO2 ) , aluminum 
in some embodiments . 55 oxide ( A1 , 02 ) , or other suitable oxide material that would be 
In some embodiments of the TFET 100 , the channel familiar to those skilled in the art having the benefit of this 
region 104 may be coupled to the drain region 102 , and may disclosure . 
for example vertically underlie the drain region 102 in some According to some embodiments , at least some of the 
embodiments of a vertical - mode TFET , such as shown by components of the TFET 100 may be made from a group 
way of example in FIG . 1 . The tunnel region 106 of some 60 III - V compound material . For example , at least one of the 
embodiments may have a portion , with a width generally drain region 102 , the channel region 104 , the passivation 
corresponding to a width X of the oxide region , coupled to layer 118 , the tunnel region 106 , the source region 108 , or 
the channel region 104 and to the drain region 102 . The the substrate 112 may be made from a group III - V com 
portion ( of the tunnel region 106 ) having a width generally pound material in some embodiments . In some embodi 
corresponding to the width X may , for example , vertically 65 ments , the oxide region 110 may be made from a group III - V 
underlie the drain region 102 and the channel region 104 in compound material that has been oxidized , as will be 
some embodiments of a vertical - mode TFET , such as shown described in detail below . In some embodiments , the sub 
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strate 112 may be made from some other material , such as in the art having the benefit of this disclosure . In some 
silicon ( Si ) , instead of a group III - V compound material . embodiments according to the above - described doping , the 
Examples of group III - V compound materials that can be drain region 102 may be n + AlGaAs ; the channel region 104 
used for the drain region 102 , the channel region 104 , the may be n - AlGaAs ; the tunnel region 106 may be n + 
passivation layer 118 , the tunnel region 106 , the source 5 InGaAs ; and the source region 108 may be p + AlGaAs . 
region 108 , the substrate 112 , or the oxide region 110 ( prior In comparison to Si - based or SiGe - based TFETs previ 
to oxidation ) include but are not limited to : aluminium ously discussed , embodiments of the TFET 100 using group 
antimonide ( AISb ) , aluminium arsenide ( AIAs ) , aluminium III - V compound materials may enable higher ON - state 
nitride ( AN ) , aluminium phosphide ( AIP ) , boron nitride current . For example , the group III - V compound material of 
( BN ) , boron phosphide ( BP ) , boron arsenide ( BAS ) , gallium 10 the tunnel region 106 provides lower tunneling barrier due 
antimonide ( GaSb ) , gallium arsenide ( GaAs ) , gallium to a smaller bandgap , as compared to the tunnel region of 
nitride ( GaN ) , gallium phosphide ( GaP ) , indium antimonide Si - based or SiGe - based TFETs that have larger bandgaps 
( InSb ) , indium arsenide ( InAs ) , indium nitride ( InN ) , indium and therefore have more prominent resistive or insulating 
phosphide ( InP ) , aluminium gallium arsenide ( AlGaAs ) , effects through their tunnel regions . The smaller bandgap 
indium gallium arsenide ( InGaAs ) , indium gallium phos - 15 and a smaller effective electron mass of group III - V com 
phide ( InGaP ) , aluminium indium arsenide ( AlInAs ) , alu - pound materials result in increased conductivity ( character 
minium indium antimonide ( AlInSb ) , gallium arsenide ized by faster movement of electrons ) through the tunnel 
nitride ( GaAsN ) , gallium arsenide phosphide ( GaAsP ) , alu - region 106 and hence the ON - state current for some embodi 
minium gallium nitride ( AlGaN ) , aluminium gallium phos - ments of the TFET 100 may be increased . The increased 
phide ( AIGP ) , indium gallium nitride ( InGaN ) , indium 20 ON - state current thus enables some embodiments of the 
arsenide antimonide ( InAsSb ) , indium gallium antimonide TFET 100 to have faster operating speeds . 
( InGaSb ) , aluminium gallium indium phosphide ( AlGaInP ) , The TFET 100 of some embodiments addresses a draw 
aluminium gallium arsenide phosphide ( AlGaAsP ) , indium back of some conventional transistors that have significant 
gallium arsenide phosphide ( InGaAsP ) , aluminium indium leakage current during an OFF - state of such transistors . For 
arsenide phosphide ( AlInAsP ) , aluminium gallium arsenide 25 example with conventional TFETs , the direction of flow of 
nitride ( AlGaAsN ) , indium gallium arsenide nitride ( In - the OFF - state leakage current is between a source region and 
GaAsN ) , indium aluminium arsenide nitride ( InAIASN ) , a drain region and is outside the gate control , and through a 
gallium arsenide antimonide nitride ( GaAsSbN ) , gallium tunnel region and a channel region . A tunneling effect of the 
indium nitride arsenide antimonide ( GaInNAsSb ) , or gal tunnel region undesirably enables substantive OFF - state 
lium indium arsenide antimonide phosphide ( GaInAsSbP ) . 30 leakage current to more easily flow between the source 
In some embodiments , a combination of group III - V region and the drain region through the channel region 
compound materials that may be used for the TFET 100 are during an OFF - state of the conventional TFETs . To reduce 
indium gallium arsenide ( InGaAs ) for the tunnel region 106 this substantive OFF - state leakage current , conventional 
and aluminum gallium arsenide ( AlGaAs ) or aluminium TFETs are made with a longer / thicker channel region . The 
indium arsenide ( AlInAS ) for the drain region 102 , the 35 longer / thicker channel region negates the effect of the drain 
source region 108 , or the channel region 104 . In some voltage alone that would otherwise facilitate OFF - state 
embodiments , the oxide region 110 may be made from the leakage current flow , since the drain voltage has to drop 
same or substantially similar group III - V material as the across the longer / thicker channel region , and reduces the 
source region 108 , such as AlGaAs that has been oxidized to tunneling current in the region outside the gate control . 
form aluminum oxide ( A10 , ) . 40 However , such longer / thicker channel regions also result in 
The group III - V compound materials and / or other mate - a reduction of ON - state current , due to longer effective 
rials that make up the components of some embodiments of channel length and higher channel resistance . Thus , the 
the TFET 100 may in turn be doped with a dopant ( such as length / thickness of channel regions may not be aggressively 
by using an ion implantation technique ) so as to have certain scaled down in conventional TFETs or else OFF - state leak 
doping concentrations , thereby providing the appropriate 45 age current may become more prominent . 
electrical / transistor functionality for the TFET 100 . For A ccordingly , the TFET 100 of various embodiments 
instance in some embodiments , the drain region 102 may be provides the oxide region 110 such as shown by way of 
made from a heavily doped group III - V compound material example in FIG . 1 . The oxide region 110 of some embodi 
of a first conductivity type ( for example , to provide an ments , such as in a vertical - mode TFET configuration 
n - type drain region 102 ) ; the channel region 104 may be 50 described above and shown in FIG . 1 , is positioned so as to 
made from a lightly doped group III - V compound material operate as an insulator to block or otherwise reduce OFF 
of the first conductivity type ; the passivation layer 118 may state leakage current that may flow in a direction between 
be made from a compound material of the first conductivity the source region 108 and the drain region 102 through the 
type ; the tunnel region 106 may be made from another channel region 104 and the tunnel region 106 and outside the 
heavily doped group III - V compound material of the first 55 gate control . In some embodiments , for example , the oxide 
conductivity type ; and the source region 108 may be made region 110 is positioned at least partially under the drain 
from a heavily doped group III - V compound material of a region 102 . This position of the oxide region 110 reduces or 
second conductivity type different from the first conductivity eliminates the capability of the OFF - state leakage current to 
type ( for example , to provide a p - type source region 108 ) . In use the tunneling ( which would otherwise be provided under 
some embodiments of the TFET 100 that provide a group 60 the drain region 102 by the portion of the tunnel region 106 
III - V compound material for the substrate 112 , the substrate spanning the width X ) for a current path . 
112 may be made from a semi - insulating ( SI ) material or a In some embodiments , such as in a vertical - mode TFET 
heavily doped group III - V compound material of the second 100 shown in FIG . 1 , electrical fields from the drain region 
conductivity type . 102 emanate in a generally downward direction across the 
The concentration and type of dopant used in order to 65 channel region 104 . Any potential OFF - state leakage current 
provide a “ heavily doped ” ( n + or p + ) material or a “ lightly may flow along a current path that follows such electrical 
doped ” ( n - or p - ) material would be familiar to those skilled fields . Accordingly , the width X of the oxide region 110 may 
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be suitably designed to block or otherwise restrict the the oxide region 110 may have substantially the same 
current path ( of the potential OFF - state leakage current ) that footprint as the drain region 102 and / or the channel region 
follows the generally downward direction of the electrical 104 . 
fields from the drain region 102 . FIG . 3 is a flowchart of a method 300 to manufacture the 
Furthermore in some embodiments , the presence of the 5 TFET 100 of FIG . 1 , in accordance with various embodi 
oxide region 110 may enable a length / thickness Y of the ments . FIGS . 4 - 9 are diagrammatic sectional views of a 
channel region 104 to be reduced . For instance , the insulat structure that is obtained after each step of the method 300 
ing effect of the oxide region 110 reduces or eliminates a to manufacture the TFET of FIG . 1 , in accordance with 
need for a longer length / thickness of the channel region 104 various embodiments . It is understood that various elements 
that would otherwise have been used to reduce OFF - state 10 of the depicted method 300 may not necessarily be per formed in the exact order that is shown . Moreover , certain leakage current flow . Hence , the length / thickness Y of the elements of the method 300 may be added , removed , or channel region 104 of some embodiments of the TFET 100 modified in some embodiments . may be scaled down . As an example for some embodiments , FIG . 4 is a diagrammatic sectional view of a structure the length / thickness Y of the channel region 104 may be 15 formed usin 4 may be 15 formed using a first step 302 of the method 300 of FIG . 3 , reduced from approximately 5 nm - 100 nm , to approximately in accordance with various embodiments . In the first step 
1 nm - 50 nm . This reduced thickness / length Y of the channel 302 in FIG . 3 and also as shown by the resulting structure 
region 104 enables ON - state current of the TFET 100 to be in FIG . 4 . a source layer 400 . a tunnel layer 402 , the 
increased , thereby resulting in faster operational speed . The passivation layer 118 , a channel layer 404 , and a drain layer 
capability to provide ( a ) increased or higher ON - state cur - 20 406 may be formed over the substrate 112 . In some embodi 
rent , ( b ) a subthreshold swing of less than 60 mV / decade , ( c ) ments , molecular beam epitaxy ( MBE ) may be used to form 
a reduced OFF - state leakage current , and / or ( d ) a smaller these layers on the substrate 112 , including using MBE to 
size thus enables a TFET 100 ( having components made epitaxially grow at least some of these layers using group 
from group III - V compound materials ) of some embodi - III - V compound materials . 
ments to be well - suited for low - power , low - operating - volt - 25 FIG . 5 is a diagrammatic sectional view of a structure 
age digital applications . formed using a second step 304 of the method 300 of FIG . 
In some embodiments , the width X of the oxide region 3 , in accordance with various embodiments . In the second 
110 may be approximately equal to a width Z of the drain step 304 in FIG . 3 and also as shown by the resulting 
region 102 so as to underlie substantially an entirety of the structure in FIG . 5 , different kinds of etching techniques may 
drain region 102 , and may be greater or lesser than the width 30 be used to etch away a first portion 500 of the drain layer 
Z by some nominal amount . In some embodiments , the 406 , the channel layer 404 , the passivation layer 118 , the 
width X of the oxide region 110 may differ from ( e . g . , may tunnel layer 402 , and the source layer 400 down to the 
be greater than or less than the width Z of the drain region substrate 112 . In some embodiment , a mesa etching tech 
102 by approximately 3 % to 30 % . The amount of a differ - nique , an anisotropic etching technique , or other directional 
ence , if any , between the width X and the width Z may be 35 etching technique may be used . In some embodiments , a wet 
influenced by a variety of factors related to an operationally etching technique , an isotropic etching technique , or other 
acceptable performance level of some embodiments of the technique may be used to remove the first portion 500 . 
TFET 100 . For example , in some implementations , a higher FIG . 6 is a diagrammatic sectional view of a structure 
level of OFF - state leakage current may be operationally formed using a third step 306 of the method of FIG . 3 , in 
acceptable and / or a longer length / thickness Y of the channel 40 accordance with various embodiments . In the third step 306 
region 104 may be operationally acceptable , and so the in FIG . 3 and also as shown by the resulting structure in FIG . 
width X of the oxide region 110 may be designed to be 6 , the oxide region 110 may be formed by laterally oxidizing 
substantially less than the width Z of the drain region 102 . the same starting material as the source layer 400 . For 
As another example , a particular low level of OFF - state example in some embodiments , lateral oxidation may be 
leakage current and / or a particular level of ON - state current 45 performed on at least some portion of the source layer 400 
may be desired for a certain application , and so the width X that is positioned next to the first portion 500 that was etched 
of the oxide region 110 alone or in combination with the away in FIG . 5 . 
length / thickness Y of the channel region 104 may be chosen In some embodiments , the lateral oxidation of FIG . 6 may 
so as to achieve the particular low level of OFF - state leakage be performed using thermal oxidation ( or other wet oxida 
current and / or the particular level of ON - state current . 50 tion process ) , in which the material of the source layer 400 
FIG . 2 is a diagrammatic top view of the TFET 100 of ( such as a group III - V compound material ) reacts with water 
FIG . 1 , in accordance with various embodiments . The gate vapor , carried by nitrogen gas , so as to form an oxide . In 
region 114 is shown in the shaded area , and at least a portion some embodiments , the time and / or temperature to perform 
of the tunnel region 106 may underlie the gate region 114 the lateral oxidation may be based at least in part on factors 
and the extent ( shown in by a broken line ) in which the 55 such as the type of material being oxidized , a desired width 
tunnel region 106 may underlie the gate region may be X of the oxide region 110 , or other considerations . As an 
defined by an etching process , described later below . The example , for some embodiments that use AlGaAs as the 
channel region 104 may underlie the drain region 102 , such group III - V material for the source layer 400 , the lateral 
that the footprint of the drain region 102 may be approxi - oxidation may be performed at approximately 400 degrees 
mately the same as the footprint of the channel region 104 . 60 Celsius . Other temperatures are possible , such as approxi 
With respect to the oxide region 110 , FIG . 2 illustrates an mately 425 degrees Celsius , approximately 450 degrees 
embodiment wherein the width X of the oxide region 110 Celsius , or other temperatures . In some embodiments , lateral 
may be approximately equal to the width Z of the drain oxidation of the source layer 400 may exhibit a generally 
region 102 . Furthermore , FIG . 2 illustrates an embodiment linear oxidation rate at one or more of these temperatures . 
wherein a dimension W ( such as a depth ) of the oxide region 65 For instance , at approximately 400 degrees Celsius for 
110 may be approximately equal to the depth of the drain AlGaAs material that is approximately 80 nm thick : 
region 102 . Thus , in the embodiment illustrated in FIG . 2 , approximately 100 minutes of lateral oxidation may be used 
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to obtain a width X = approximately 15 microns , approxi - to remove at least some tunneling effect of the tunnel region 
mately 200 minutes of lateral oxidation may be used to 106 under the drain region 102 . 
obtain a width X = approximately 25 microns , approximately At 1004 , such as during an ON - state of the TFET 100 , an 
300 minutes of lateral oxidation may be used to obtain a ON - state current flow ( between the source region 108 and 
width X = approximately 35 microns , and so forth . 5 the drain region 102 through the channel region 104 and the 
In a fourth step 308 in FIG . 3 , an etching process may be tunnel region 106 ) may be increased . According to various 
used to etch away a second portion of the drain layer 406 , embodiments , the increased ON - state current flow may be 
the channel layer 404 , the passivation layer 118 , and the enabled by a decreased thickness of the channel region 104 due to the oxide region 110 being used to reduce the tunnel layer 402 down to the source layer 400 . FIG . 7 is a 10 OFF - state current flow . diagrammatic sectional view of a structure formed using the FIG . 11 is a block diagram illustrating an example of a fourth step 308 of the method 300 of FIG . 3 , in accordance computing device 1100 that is arranged for performing the with various embodiments . In FIG . 7 , the etching process of method 1000 of FIG . 10 to operate the TFET 100 in the fourth step 308 of FIG . 3 has removed the second portion accordance with the present disclosure . For example , the ( shown at 700 ) so as to form the source region 108 from the From the 15 computing device 1100 may include one or more compo 
source layer 400 of FIG . 6 and the tunnel region 106 from nents that utilize / operate an embodiment of the TFET 100 . 
the tunnel layer 402 of FIG . 6 . In some embodiment , a mesa In a very basic configuration 1102 , computing device 1100 
etching technique , an anisotropic etching technique , or other typically includes one or more processors 1104 and a system 
directional etching technique may be used . In some embodi - memory 1106 . A memory bus 1108 may be used for com 
ments , a wet etching technique , an isotropic etching tech - 20 municating between processor 1104 and system memory 
nique , or other technique may be used to remove the second 1106 . 
portion 700 . Depending on the desired configuration , processor 1104 
In a fifth step 310 in FIG . 3 , an etching process may be may be of any type including but not limited to a micro 
used to etch away a third portion of the drain layer 406 and processor ( uP ) , a microcontroller ( uC ) , a digital signal 
the channel layer 404 . FIG . 8 is a diagrammatic sectional 25 processor ( DSP ) , or any combination thereof . Processor 
view of a structure formed using a fifth step 310 of the 1104 may include one or more levels of caching , such as a 
method 300 of FIG . 3 , in accordance with various embodi - level one cache 1110 and a level two cache 1112 , a processor 
ments . In FIG . 8 , the etching process of the fifth step 310 of core 1114 , and registers 1116 . An example processor core 
FIG . 3 has removed the third portion ( shown at 800 ) down 1114 may include an arithmetic logic unit ( ALU ) , a floating 
to the passivation layer 118 , so as to form the channel region 30 point unit ( FPU ) , a digital signal processing core ( DSP core ) , 
104 from the channel layer 404 shown in FIG . 7 and the or any combination thereof . An example memory controller 
drain region 102 from the drain layer 406 shown in FIG . 7 . 1118 may also be used with processor 1104 , or in some 
As with the other etchings described above , a mesa etching implementations , memory controller 1118 may be an inter 
technique , an anisotropic etching technique , or other direc - nal part of processor 1104 . 
tional etching technique may be used in some embodiments . 35 Depending on the desired configuration , system memory 
In some embodiments , a wet etching technique , an isotropic 1106 may be of any type including but not limited to volatile 
etching technique , or other technique may be used to remove memory ( such as RAM ) , non - volatile memory ( such as 
the third portion 800 . ROM , flash memory , etc . ) or any combination thereof . 
At a sixth step 312 of the method 300 of FIG . 3 , the gate System memory 1106 may include an operating system 
oxide layer 116 , the gate region 114 , the source contact 120 , 40 1120 , one or more applications 1122 , and program data 
and the drain contact 122 may be formed . FIG . 9 ( and also 1124 . In some embodiments , application 1122 may be 
FIG . 1 ) is a diagrammatic sectional view of a structure arranged to operate with program data 1124 on operating 
formed using a sixth step 312 of the method 300 of FIG . 3 , system 1120 . This described basic configuration 1102 is 
in accordance with various embodiments . In FIG . 9 , the gate illustrated in FIG . 11 by those components within the inner 
oxide layer 116 is formed that may overlie or otherwise at 45 dashed line . 
least partially covers the source region 108 , the tunnel region Computing device 1100 may have additional features or 
106 , the passivation layer 118 , the channel region 104 , and functionality , and additional interfaces to facilitate commu 
the drain region 102 in some embodiments . Also in FIG . 9 , nications between basic configuration 1102 and any required 
the gate region 114 may be formed over the gate oxide layer devices and interfaces . For example , a bus / interface con 
116 , and in some embodiments , may horizontally overlap at 50 troller 1130 may be used to facilitate communications 
least some of the tunnel region 106 and the channel region between basic configuration 1102 and one or more data 
104 . Standard techniques may be used in some embodiments storage devices 1132 via a storage interface bus 1134 . Data 
to form the gate oxide layer 116 and the gate region 114 . storage devices 1132 may be removable storage devices 
At least some of the gate oxide layer 116 that overlies the 1136 , non - removable storage devices 1138 , or a combination 
source region 108 and the drain region 102 may then be 55 thereof . Examples of removable storage and non - removable 
removed , so that the source contact 120 can be formed over storage devices include magnetic disk devices such as 
the source region 108 and the drain contact 122 can be flexible disk drives and hard - disk drives ( HDD ) , optical disk 
formed over the drain region 102 , such as shown in a drives such as compact disk ( CD ) drives or digital versatile 
completed TFET 100 of FIG . 1 . disk ( DVD ) drives , solid state drives ( SSD ) , and tape drives 
FIG . 10 is a flowchart of a method 1000 of operating the 60 to name a few . Example computer storage media may 
TFET 100 of FIG . 1 , in accordance with various embodi - include volatile and nonvolatile , removable and non - remov 
ments . At 1002 , such as during an OFF - state of the TFET able media implemented in any method or technology for 
100 , an OFF - state leakage current flow ( in a current flow storage of information , such as computer readable instruc 
direction between the source region 108 and the drain region tions , data structures , program modules , or other data . 
102 through the tunnel region 106 and the channel region 65 System memory 1106 , removable storage devices 1136 
104 and outside the gate control and the gate region 114 ) and non - removable storage devices 1138 are examples of 
may be reduced using the oxide region 110 as an insulator computer storage media . Computer storage media includes , 
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but is not limited to , RAM , ROM , EEPROM , flash memory to the source region , and wherein the oxide region is 
or other memory technology , CD - ROM , digital versatile different from a gate oxide layer ; 
disks ( DVD ) or other optical storage , magnetic cassettes , a second layer on top of and in contact with the first layer , 
magnetic tape , magnetic disk storage or other magnetic wherein the second layer includes a tunnel region , and 
storage devices , or any other medium which may be used to 5 wherein the tunnel region is positioned to overlay a 
store the desired information and which may be accessed by portion of the source region and substantially an 
computing device 1100 . Any such computer storage media entirety of the oxide region ; may be part of computing device 1100 . a third layer on top of a portion of the second layer , Computing device 1100 may also include an interface bus wherein the portion of the second layer is positioned at 1140 for facilitating communication from various interface 10 least partially on top of the oxide region , and wherein devices ( e . g . , output devices 1142 , peripheral interfaces the third layer includes a channel region ; and 1144 , and communication devices 1146 ) to basic configu a fourth layer on top of and in contact with the third layer , ration 1102 via bus / interface controller 1130 . Example out 
put devices 1142 include a graphics processing unit 1148 wherein the fourth layer includes a drain region . 
and an audio processing unit 1150 , which may be configured 15 2 . The electrical component of claim 1 , wherein the fourth 
to communicate to various external devices such as a display layer includes a first width and the oxide region includes a 
or speakers via one or more A / V ports 1152 . Example second width , and wherein the first width is 3 % to 30 % 
peripheral interfaces 1144 include a serial interface control - larger than the second width . 
ler 1154 or a parallel interface controller 1156 , which may 3 . The electrical component of claim 1 , wherein the fourth 
be configured to communicate with external devices such as 20 layer includes a first width and the oxide region includes a 
input devices ( e . g . , keyboard , mouse , pen , voice input second width , and wherein the second width is 3 % to 30 % 
device , touch input device , etc . ) or other peripheral devices larger than the first width . 
( e . g . , printer , scanner , etc . ) via one or more I / O ports 1158 . 4 . The electrical component of claim 1 , wherein the drain 
An example communication device 1146 includes a network region , the channel region , the tunnel region , and the source 
controller 1160 , which may be arranged to facilitate com - 25 region are each made from a group III - V compound mate 
munications with one or more other computing devices 1162 rial . 
over a network communication link via one or more com - 5 . The electrical component of claim 1 , wherein : 
munication ports 1164 . the tunnel region includes indium gallium arsenide ( In The network communication link may be one example  GaAs ) , a communication media . Communication media may typi - 30 the drain region includes aluminum gallium arsenide cally be embodied by computer readable instructions , data ( AlGaAs ) or aluminum indium arsenide ( AlInAs ) , structures , program modules , or other data in a modulated the source region includes aluminum gallium arsenide data signal , such as a carrier wave or other transport mecha ( AlGaAs ) or aluminum indium arsenide ( AlInAs ) , nism , and may include any information delivery media . A 
" modulated data signal ” may be a signal that has one or 35 the channel region includes aluminum gallium arsenide 
more of its characteristics set or changed in such a manner ( AlGaAs ) or aluminum indium arsenide ( AlInAs ) , and 
as to encode information in the signal . By way of example , the oxide region includes aluminum gallium arsenide 
and not limitation , communication media may include wired ( AlGaAs ) that has been oxidized to form aluminum 
media such as a wired network or direct - wired connection , oxide ( A102 ) . 
and wireless media such as acoustic , radio frequency ( RF ) , 40 6 . The electrical component of claim 1 , wherein the oxide 
microwave , infrared ( IR ) and other wireless media . The term region is positioned to operate as an insulator to reduce an 
computer readable media as used herein may include both OFF - state leakage current flow through the tunnel region . 
storage media and communication media . 7 . The electrical component of claim 6 , wherein the oxide 
Computing device 1100 may be implemented as a portion region enables a thickness of the channel region to be 
of a small - form factor portable ( or mobile ) electronic device 45 approximately 1 nm - 50 nm so as to provide a subthreshold 
such as a cell phone , a personal data assistant ( PDA ) , a swing of less than 60 mV / decade . 
personal media player device , a wireless web - watch device , 8 . A tunnel field - effect transistor ( TFET ) , comprising : 
a personal headset device , an application specific device , or a source region and an oxide region , wherein the oxide 
a hybrid device that include any of the above functions . region is positioned laterally relative to the source 
Computing device 1100 may also be implemented as a 50 region ; personal computer including both laptop computer and a tunnel region on top of and in contact with the source non - laptop computer configurations . region and the oxide region , wherein the tunnel region Although the present disclosure has been described in is positioned to overlay a portion of the source region terms of the above - illustrated embodiments , it will be appre 
ciated that a wide variety of alternate and / or equivalent 55 and substantially an entirety of the oxide region ; 
implementations calculated to achieve the same purposes a passivation layer on top of and in contact with the tunnel 
may be substituted for the embodiments shown and region ; 
described without departing from the scope of the present a channel region on top of and in contact with a portion 
disclosure . It is readily appreciated that embodiments in of the passivation layer , wherein the channel region is 
accordance with the present disclosure may be implemented 60 positioned at least partially on top of the oxide region ; 
in a very wide variety of embodiments . This description is 
intended to be regarded as illustrative instead of restrictive . a drain region on top of and in contact with the channel 
region . 
What is claimed is : 9 . The TFET of claim 8 , wherein the drain region includes 
1 . An electrical component , comprising : 65 a first width and the oxide region includes a second width , 
a first layer including a source region and an oxide region , and wherein the first width is 3 % to 30 % larger than the 
wherein the oxide region is positioned laterally relative second width . 
and 
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10 . The TFET of claim 8 , wherein the drain region forming a second layer on top of and in contact with the 
includes a first width and the oxide region includes a second first layer , wherein the second layer includes a tunnel 
width , and wherein the second width is 3 % to 30 % larger region , and wherein the tunnel region is positioned to 
than the first width . overlay a portion of the source region and substantially 
11 . The TFET of claim 8 , wherein the drain region , the 5 an entirety of the oxide region ; 
channel region , the tunnel region , and the source region are forming a third layer on top of a portion of the second 
each made from a group III - V compound material . layer , wherein the portion of the second layer is posi 
12 . The TFET of claim 8 , wherein : tioned at least partially on top of the oxide region , and 
the tunnel region includes a heavily doped group III - V wherein the third layer includes a channel region ; and 
compound material of a first conductivity type , 10 10 forming a fourth layer on top of and in contact with the 
the passivation layer includes a compound material of the third layer , wherein the fourth layer includes a drain 
first conductivity type the channel region includes a region . 
lightly doped group III - V compound material of the 18 . The process of claim 17 , wherein the drain region , the 
first conductivity type , channel region , the tunnel region , and the source region are 
the drain region includes a heavily doped group III - V 15 eac groun IL - V 15 each made from a group III - V compound material . 19 . The process of claim 17 , wherein : compound material of the first conductivity type , 
the source region includes a heavily doped group III - V the fourth layer includes a first width and the oxide region 
compound material of a second conductivity type dif includes a second width , and 
ferent from the first conductivity type , and the first width is 3 % to 30 % larger than the second width , or the second width is 3 % to 30 % larger than the first the oxide region includes a group III - V compound mate - 20 
rial that has been oxidized . width . 
13 . The TFET of claim 12 , wherein the group III - V 20 . A process to manufacture a tunnel field - effect transis 
compound material of the first conductivity type includes an tor ( TFET ) , the process comprising : 
n - type material , and wherein the group III - V compound forming a source region and an oxide region , wherein the 
material of the second conductivity type includes a p - type 25 oxide region is positioned laterally relative to the 
material . source region ; 
14 . The TFET of claim 12 , wherein : forming a tunnel region on top of and in contact with the 
the group III - V compound material of the first conduc source region and the oxide region , wherein the tunnel 
tivity type includes an n - type material , region is positioned to overlay a portion of the source 
the group III - V compound material of the second con - 30 region and substantially an entirety of the oxide region ; 
ductivity type includes a p - type material , and forming a passivation layer on top of and in contact with 
the group III - V compound material of the oxide region the tunnel region ; 
includes aluminum gallium arsenide ( AIGaAs ) that has forming a channel region on top of and in contact with a 
been oxidized to form aluminum oxide ( A10 , ) . portion of the passivation layer , wherein the channel 
15 . The TFET of claim 11 , wherein the oxide region is 35 region is positioned at least partially on top of the oxide 
positioned to operate as an insulator to reduce an OFF - state region ; and 
leakage current flow through the tunnel region . forming a drain region on top of and in contact with the 
16 . The TFET of claim 15 , wherein the oxide region channel region . 
enables a thickness of the channel region to be approxi 21 . The process of claim 20 , wherein forming the oxide 
mately 1 nm - 50 nm so as to provide a subthreshold swing of 40 reg f 40 region includes positioning the oxide region to operate as an insulator to reduce an OFF - state leakage current flow less than 60 mV / decade . 
17 . A process to manufacture an electrical component , the through the tunnel region . 22 . The process of claim 20 , wherein forming the channel process comprising : 
forming a first layer including a source region and an region includes forming the channel region with a thickness 
oxide region , wherein the oxide region is positioned 45 of approximately 1 nm - 50 nm so as to provide a subthresh 
laterally relative to the source region , and wherein the old swing of less than 60 mV / decade . 
oxide region is different from a gate oxide layer ; * * * * * 
